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Abstract
Harmonic distortion arises in switched capacitor circuits due to the interaction between
the resistance of the CMOS switch, the load capacitor, and the parasitic capacitors of the
switch. As the voltages across the capacitors vary, current is drawn through the resistance
of the switch. Since the resistance of the switch is nonlinear as the input varies, a nonlin-
ear voltage appears at the output of the switch. In addition, as the values of the parasitic
capacitors vary nonlinearly with voltage, the current drawn through the switch resistance
is nonlinear. A nonlinear voltage is present at the input of the switch due to the nonlinear
current drawn through a source impedance. To minimize the magnitude of the distortion
terms, the resistance and parasitic capacitors of the switch are linearized and reduced, and
the source resistance is isolated from the capacitors. The switch resistance is linearized by
the use of a 'bootstrap' technique, wherein the gate is driven to track the input, yielding a
constant VGS, despite input variations. By appropriately sizing the device, a compromise
is reached between the size of the switch resistance and the size of the parasitic capacitors
associated with the switch. The source resistance is isolated from the switch by a buffer
which is implemented with a source follower. A bootstrap technique is used on the source
follower to linearize its response. A bootstrapped source follower buffer isolating an opti-
mized bootstrapped PMOS switch from the source impedance yields -72dB total harmonic
distortion (THD) performance for a 20MHz input signal. This is a -24dB improvement
over a simple non-optimized NMOS switch. For applications under 20MHz, bootstrap-
ping the source follower buffer with a two-stage amplifier buffer is recommended. How-
ever, for applications in the 20-40MHz range, a cascoded PMOS source follower buffer is
advised.
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Chapter 1
Introduction
1.1 A Sampling Switched Capacitor Circuit
The nonlinear combinations of the circuit elements seen in Figure 1.1 result in harmonic
distortion of the voltage across CIN. In the case where the source resistance of the input is
not negligible (500 to 1KO) and the input signal is fast (10 MHz and above), the total
harmonic distortion (THD) may rise above acceptable levels.
L- MI--
IN DUT
C2N=4pF
Figure 1.1: Switched capacitor circuit.
One example of this circuit occurs in an A/D Converter. In video applications, the
input signal moves too fast for the converter to process in continuous time. For this rea-
son, sample and hold amplifiers (SHA) precede ADC's or are incorporated into the con-
verter on-chip [1]. When the clock turns on a sampling switch, a SHA tracks the input
voltage. It holds the voltage last placed on the sampling capacitor when the clock turns
the sampling switch off. A differential input SHA similar to the one proposed by Yen and
Gray [2] can be seen in Figure 1.2. Switches Qsl and QS2 are closed during track mode,
QS3 is switched to common mode level, and QS4 is open. The input capacitance of the
SHA plus parasitics of the sampling switch are modeled by CIN of Figure 1.1 (the sum-
ming nodes of the amplifier act as low impedance virtual grounds). Switch Qsl is mod-
eled by MN 1 in Figure 1.1, and the series resistance is representative of the impedance of
an off-chip anti-aliasing passive filter network.
QS2
QS1
QS41
QS1
QS2
Figure 1.2: Sample and hold amplifier.
1.2 Sources of Nonlinearity in the Switched Capacitor Circuit
Distortion in the circuit of Figure 1.1 can be traced to the modulation of the impedance of
MN 1 and the interaction of the nonlinear parasitic capacitors of MN 1 with linear and non-
linear resistive elements. Figure 1.3 is obtained by assuming that the gate of MN 1 is
driven by a clock, thus it behaves as an AC ground. The linear source resistance (Rs) and
the parasitic capacitor from the source to the well of MN 1 create an attenuation which is
frequency dependent and input signal dependent. The attenuation is nonlinearly depen-
dent on the input signal, since CBS varies nonlinearly with VBS. A similar problem occurs
with the 'on resistance' (Ron) of MN1 and the drain to well parasitic capacitor.
IN OUT
CIN
Figure 1.3: Simplified network of the switched capacitor circuit.
The value of Ron varies with VGS. For input signals which are smaller than AVDD-
VT, the voltage from the gate to the source is larger than VT when the clock is high.
AVDD refers to the positive analog supply of the circuit (+5V). AVSS refers to the analog
ground of the circuit. Since the drain can assume a value close to the input voltage (VDs is
less than VGs-VT), MN1 is in triode region. When MN1 is turned on by applying AVDD
to the gate, the input signal (present on the source) is passed through Ron. However, as the
drain and source vary with the input, the gate potential remains at AVDD. Thus, the gate
to source voltage modulates with the input. Since Ron of MN1 is dependent on this volt-
age, the resistance is not constant.
Wi (1.1)Ron = 1 W V
LnCox (VGs - VT)
The threshold voltage (VT) is also dependent on the voltage applied from the well to the
source of the transistor:
VT = VTO + ytJ2- VBSs-V2-0j-] (1.2)
In a NMOS device, the well is the p-substrate, which is usually connected to ground.
VBS varies with the input signal, causing nonlinearity in Ron. If the voltage at the source
of MN1 is nonlinear due to the nonlinear current drawn through Rs and CBS, Ron also
Rs
exhibits nonlinearity due to the dependence on VGS. The nonlinear characteristic of Ron
can be seen in Figure 1.4 for various MN1 aspect ratios, with 1KU input resistance and a
4pF CIN:
01:
VGS(volts* le-2)
Figure 1.4: Nonlinearity of Ron.
The network formed by the nonlinear Ron and the parasitic capacitors of MN1 in triode
region yields the following transfer function:
Vour 1VOUT (1.3)
VI (RsCis + 1)(RoC 2s + 1)
The parallel combination of CGS and CSB is represented by C1, and C2 represents the par-
allel combination of CGD, CDB, and CIN. Thus, it can be seen that the relationship
between the input and output is nonlinear (for AC signals) due to the nonlinearity of Ron
and the MN 1 parasitic capacitors. A circuit must be designed to reduce the nonlinearity of
the switched capacitor circuit of Figure 1.1.
1.3 Performance Objectives of the Nonlinearity Reduction Circuit
Accuracy: 12 bits
Sampling Rate:
Power Supply:
Input Swing:
Technology:
Load:
THD:
20 MSamples/s
+5V
1Vp-p single ended or differential
TSMC 0.6gt CMOS
4pF
-72dB up to 20MHz input signal
-64dB from 20-40MHz input signal
1.4 Thesis Organization
Chapter 2 provides an explanation of the design issues and the concerns of attaining the
performance goals.
Limits to the performance of the circuit and problems implementing parts of the circuit
are discussed in Chapter 3.
Chapter 4 presents three circuits similar in theory, but different in performance. The
merits of each circuit are discussed.
The simulated performance of the proposed circuits is summarized in Chapter 5.
Chapter 6 concludes with recommended solutions for the issues of the first chapter.

Chapter 2
Design Issues
2.1 Switch Options
A NMOS device with a gate drive alternating between ground and AVDD is perhaps the
simplest implementation of a switch. However, this switch presents several obstacles for
achieving the distortion performance stated in the Performance Objectives. It is possible
to reduce the magnitude of the distortion somewhat through careful circuit design tech-
niques as discussed below.
To reduce the distortion associated with Ron the resistance can be decreased, made
more linear, or a combination of both. Increasing the ratio of the width of the device to the
length of the device lowers Ron. This reduces the magnitude of the distortion terms asso-
ciated with Ron. However, by increasing the device size, the parasitic capacitors have also
increased proportionally, since in triode region:
CGS CGD " WLCox (2.1)
C CsbO Cdbo(2.2)SB = CS C = E (2.2)
( Vs CDB [(1 VD:B'1+ .1+
Vo Vo
where CsbO and CdbO are proportional to the device source and drain region areas, respec-
tively. The large parasitic capacitors react with a large input resistor producing an unac-
ceptable amount of distortion. Thus, this design practice is not an effective way of
reducing the THD for the case of a 1KQ input resistor, unless the resistor can be buffered
from the capacitors of the switch. Table 2.1 illustrates typical switch resistance and para-
sitic capacitance for a 9.375MHz 1V peak-to-peak sine wave centered at 1.5V, for 125
degrees C and slow models, with a 4pF load and a 5V gate drive.
Table 2.1: Average switch resistance and capacitance for L=0.6p.m
W (gm) Ron (0) Cbd (IF) Cbs (fF) Cgd (fF) Cgs (IF)
20 288 20.5 30 15.8 17.1
50 111 57 47 40 42
100 54 102 95 79 86
250 20.5 257 210 197 215
500 9.5 495 410 392 425
750 6.1 750 595 590 635
1000 4.5 975 790 790 850
2500 1.6 2320 1880 1950 2140
5000 0.8 4450 3600 3950 4250
There is another way to decrease Ron. The resistance of the switch varies inversely
with the difference between VGS and VT, from Equation 1.1. Increasing this value reduces
Ron. There are two ways to increase the value of VGS-VT. The threshold voltage can be
decreased or the gate to source voltage can be increased. Since the well of a NMOS
device is connected to ground, VT is a process-determined variable, as can be seen in
Equation 1.2. Different processes can be used to achieve lower VT, decreasing the value
of Ron. Applying a voltage higher than AVDD to the gate increases the gate to source
voltage. Boosting the gate reduces the value of Ron while keeping the parasitic capacitor
values constant, but these parasitics still exist. They present the same problem stated
above when they interact with the large series resistance, unless isolated from Rs by a
buffer. Increasing the gate drive to 7V decreases Ron to about 80% of the values shown in
Table 2.1 for a 5V gate drive. This is some improvement, but gate overdrive requires a
switched capacitor circuit to store a voltage on a holding capacitor and then switch the
plates of the capacitor onto the switch's gate and source terminals. The extra switches add
more nonlinear capacitors and nonlinear resistors in the signal path of the circuit. In addi-
tion, reliability is a concern if voltages across the devices become too large. Nonetheless,
this is a valid option for improving the THD performance of the switch.
Eliminating the effects of the parasitic capacitors would be ideal, since this would
reduce the THD of the circuit. In the instance of the NMOS switch, the circuit would then
consist of the input resistance in series with the on resistance of the device, forming a low
pass filter with the load capacitance. The only nonlinear element in the circuit would be
Ron. However, it is not possible to eliminate the effect of all parasitics using a NMOS
device. The well is connected to ground, so the voltages across CBS and CDB vary with
input. The values of the capacitors change nonlinearly with the input, thus the current they
draw is nonlinear.
The logical choice is to employ a PMOS switch. Then it is possible to eliminate some
of the nonlinearity of the parasitic capacitors, since the well is not connected to ground.
However, by using a PMOS device, the resistance of the switch increases since Rp<t n .
The input range of the switch is now also changed. The input can go high, as long as the
source potential is above VG-VTp (the difficulty lies in making the 'above the rail' boosted
gate drive to turn the switch off), but care must be taken to ensure very large voltages do
not appear across the junctions of the device causing the transistor to break down. On the
other hand, the input can now only go as low as AVSS-VTp (a later section will explain
why the minimum VG is AVSS).
2.2 Bootstrapped Switch
Switching the well to connect to the source when the switch is conducting eliminates the
nonlinear effect of CBS. However, by tying the well to the source, the source must now
drive the nonlinear well to substrate capacitor.
For inputs greater than IVTpI, the device is in triode region when the gate is grounded.
The drain tracks the source closely, with a small modulating voltage differential because
of the finite Ron. When the well is connected to the source, this reduces the nonlinear
effect of CDB to an extent, since both the drain and the well follow the source fairly
closely. VDS is only modulating slightly with the input signal, so the current drawn from
the drain is fairly constant. An added benefit of tying the well to the source can be seen by
examining Equation 1.2. Since VBS is approximately zero, VT has now been reduced to
VTO. Thus, the difference between VGS and VT has been increased. This reduces the
value of Ron in Equation 1.1. More importantly, the nonlinearity of Ron due to VT has
been removed, since VBS is now constant.
However, the nonlinearity of Ron due to the modulation of VGS still exists. As can be
seen from Figure 1.3, CGS and CDG still draw current through this nonlinear resistance.
The parasitic Cwell-substrate draws nonlinear current from the input, since the well is con-
nected to the source. To tackle the problem of nonlinear switch resistance, it seems neces-
sary to keep VGS constant. By 'bootstrapping' the gate to the source with a constant
voltage when the switch is conducting, this constant VGS is achieved. From Equation 1.1,
it can be seen that Ron is dependent on VGs-VT. When the switch is conducting, the volt-
age from the well to the source is also constant if the well has been connected to the source
as discussed in the previous paragraphs. Thus, the VGS-VT term has become linear and
independent of the input voltage. By controlling this voltage, the value of Ron can not
only be made constant, it can also be made smaller with increasing values of the constant
voltage. For a PMOS device to conduct, the gate voltage must be below the source volt-
age, so VGS-VT in Equation 1.1 becomes VSG+VTp for a PMOS switch, since VTp is neg-
ative. Thus, a constant voltage placed between the source and the gate of a PMOS switch
must have a positive value greater than the absolute value of the threshold voltage if the
switch is to remain in the triode region. Increasing the constant voltage value makes
VSG+VTp larger, reducing the value of Ron.
In addition, by bootstrapping the gate voltage to the source voltage, the nonlinear
effects due to CGS and CDG can be nulled. The gate voltage remains Vb volts below the
source, keeping the transistor in triode region while providing a constant VGS. Since the
voltage across CGS is constant, no current flows through this capacitor. Also, since the
assumption is made that VDS is small, the gate voltage is also tracking the drain voltage (a
first order approximation). Thus, the current through CGD is very small. The well is at the
same potential as the source, which is a constant Vb above the gate potential. Thus, VBG
is constant, so the current through CGB is also approximately zero. Virtually all of the
nonlinear effects of the parasitic capacitors have been significantly reduced, except that of
the well to substrate capacitor.
To fabricate a PMOS device, an n-well is placed in the p-substrate. It is then doped
with p+ to create the drain and source. In doing this, parasitic capacitance is created
between the well (n-well) and the p-substrate. Even if the well is connected to the source,
the substrate is connected to ground, so Cwell-sub exists as a major source of nonlinearity.
To eliminate the effect of the nonlinear current pulled through this capacitor, it is neces-
sary to drive the well with a buffer from the source (Figure 2.1). The capacitor is no
longer drawing current from the source (resulting in poor THD), but rather from the
buffer. If the buffer is perfectly linear, the well tracks the source ideally, so the current
through CBS is essentially zero. S 1 and S2 connect the well to the output of the back gate
buffer and AVDD, alternately. The well cannot be constantly connected to the output of
the buffer, since MP1 is turned off. When the switch is cutoff, the well would follow the
input, which may be less than the voltage held on CIN. If this occurs, the junction diode
between the drain of MP1 and the well becomes forward biased, bleeding charge from
CN. To prevent this from occurring, the well is connected to AVDD when the switch is
not conducting.
Bootstrapping the gate and back gate (well) to the source greatly reduces the nonlinear
effects of the parasitic capacitors. As a result, a larger PMOS switch can be used to obtain
the same Ron as a NMOS switch, without the penalty usually associated with increasing
the switch size: increased nonlinear current drawn through larger nonlinear parasitic
capacitors. The Ron size/linearity trade-off between using a bootstrapped and boosted gate
NMOS (a small fairly nonlinear Ron) versus a bootstrapped and boosted gate PMOS (a
medium-sized linear Ron) can be overcome by increasing the aspect ratio of the PMOS
switch, yielding a small linear Ron. Thus, for applications requiring very good THD per-
formance, a bootstrapped and boosted gate PMOS switch is the optimal choice.
2.3 Switch Limitations
In the previous section, a proposition for a linearized switch is described. Through a
series of improvements, sources of nonlinearity are eliminated or reduced, resulting in an
improved switch consisting of a PMOS device with the well driven by a buffer from the
source and a constant voltage bootstrapping the gate to the source.
SWITC
INPUT
CONSTAI
VOLTAGI
SOURCE
OUTP
CIN=4pF
S3 S4
Figure 2.1: Improved switch block.
However, this is not necessarily the most suitable switch. The constant voltage source
or buffer may possess distortion problems which outweigh the benefits gained through
using them. When a simple switch can be used which meets the performance specifica-
tions, there is no need to complicate matters by adding unnecessary surrounding circuitry.
In some cases a NMOS switch is adequate, while a bootstrapped and boosted gate PMOS
switch is overkill. Since the main input switch is being turned 'on' ((D1 low) and 'off' (02
low) by alternating the gate drive between a bootstrapped version of the input signal and
AVDD, other switches must be employed to perform this task (S 1-S4 in Figure 2.1).
These switches do not have to be as linear as MP1, so simple non-bootstrapped NMOS
and PMOS devices are used.
Although the methods described in the previous section do much to improve the dis-
tortion performance of the switch, implementing an ideal constant voltage source and
buffer is impossible. Thus, Ron is not completely linear and some current flows through
the parasitic capacitors. To reduce the distortion to acceptable levels requires a buffer
which separates the input resistance from the current drawn by the capacitors of the
switch. Additionally, the buffer is required to isolate the input signal from the effects of
charge kickback from the switch.
2.4 Charge Injection From the Switch
As the gate drive alternates between AVDD and Vb below the input of the switch, charge
is pushed and pulled onto the parasitic capacitors of the switch. For example, consider the
switch transition from the nonconducting mode to conducting mode as shown in Figures
2.2a and 2.2b.
AVDD VIN-Vb
V ML X
CIN=4pF CIN=4pF
Figure 2.2a. Time to- Figure 2.2b. Time to,
Figure 2.2: Charge split in a PMOS switch.
To simplify, assume the back gate is permanently connected to AVDD. In noncon-
ducting mode, the gate is driven to AVDD, the source of the switch is driven by the input,
the drain is switched to common mode level, and the well is driven by AVDD. The drain
is switched to common mode level to simulate the actual differential circuit. The circuit
considered thusfar is single-ended, but the actual circuit has two identical parallel paths
since the SHA is differential (see Figure 1.2). In hold mode, the bottom plate of the sam-
pling capacitors (Cs) are connected to push the differential charge stored on the capacitors
onto the two hold capacitors. Thus, when the two Cs plates are connected, the drains of
the sampling switches are driven to the common mode level of the inputs [3].
In the conducting mode, the gate is driven to Vb below the input. At the same time, the
source is driven by the input and the drain is connected to CIN. The back gate is still con-
nected to AVDD. If it is assumed that AVDD is 5V, Vb is 2V, VIN (at the instant the switch
begins to conduct) is 2V, and the common mode level is 3V. X and Y represent the
unknown values the input and output of the switch transition to due to the charge injection
from the capacitors. These node voltages are solved for below. The charge existing on the
parasitic capacitors and CIN can be seen in Table 2.2:
Table 2.2: Charge split in PMOS switch
Capacitor Charge at time to. Charge at time to+
CGS (5- 2 )CGs= 3 CGs (O-X)CGs
CBS (5- 2 )CBs= 3CBs (5-X)CBs
CGD (5- 3 )CGD= 2 CGD (0-Y)CGD
CBD (5- 3 )CBD= 2 CBD (5-Y)CBD
Cwell-sub 5Cwell-sub 5Cwell-sub
CIN 3 CIN (Y)CIN
By examining the two sides of the switch separately, approximations for X and Y can be
found. X is unknown, even though the source is driven by the input, since this node
glitches with the transition between to
_ 
and to+. The charge on CGS and CBS is conserved
from time to- to to+.
3 CGs + 3 CBS = (-X)CGS + (5 - X)CBs
Using parasitic capacitor values measured in simulation of a 750/0.6 PMOS switch to
solve for X yields -0. 16V. Similarly, assuming a 4pF load capacitor,
2 CGD + 2 CsD + 3 CIN = (-Y)CGD + (5 - Y)CBD + YCIN
yields 4.18V for Y. Immediately after the gate is driven to Vb below the input, the switch
begins to conduct, and ideally X=Y=2V. However, using the charge split model, the out-
put glitches to a value much higher than the ideal output of 2V, and the input drops much
lower than the ideal input of 2V. These glitches vary nonlinearly with input signal (the
charge varies with the nonlinear capacitor values). Also, if the glitches are too large and
the input and output cannot settle to the desired values within half a period of the sampling
clock (25ns), the distortion performance of the circuit is affected. For these reasons, it is
important to either buffer the input from switch charge injection, or to cancel the charge
which is being injected. Cancellation methods are not completely accurate. In addition, it
was determined in the previous section that a buffer is necessary to separate the nonlinear-
ities of the switch from the input resistance. Thus, the most practical solution is to design
a robust buffer.
2.5 Input Buffer Criteria
The input buffer between the source resistance and the switch must have high input
impedance and very low output impedance, so that current drawn through the parasitic
capacitors of the switch does not induce a large nonlinear voltage at the output of the
buffer. The buffer must have bandwidth at least a factor of ten greater than the frequency
of the input signal, while introducing little distortion in the signal path. The buffer must
be able to accommodate a fairly wide output swing, and be capable of recovering from
glitches caused by the opening and closing of the switch. Several low distortion buffer cir-
cuits have been investigated previously, but none have addressed the joint concerns of high
input impedance, high bandwidth, and low distortion [4]-[7].
The current drawn from the buffer can become significant. For a 20MHz IV peak-to-
peak sine input, the slew rate is approximately:
1V 40V ISR = - - (2.3)25ns 1 ps C
For MP1 ideally bootstrapped and the well buffered (all parasitic capacitors theoretically
draw no current), the 4pF load capacitor draws the current necessary to slew one volt in 25
nanoseconds from the input buffer:
I = 40V(4pF) = 0.16mA (2.4)1lps
So the input buffer must have a fast slew rate and the ability to supply 0.16mA of current.
2.6 Input Buffer Options
The gain of the buffer between the input resistance and the switch is ideally unity. The
bandwidth sought (a decade beyond the input frequency) may not be accomplished with
an operational amplifier if the distortion is to be kept to minimum levels. In addition, an
operational amplifier may be more complex than the problem requires, since high gain is
not necessary. Therefore, a logical choice for the input buffer is a source follower.
Although this circuit introduces a DC level shift, it is the simplest method for achieving
high input impedance, low output impedance, high bandwidth buffering. While the source
follower is the most simple circuit, it is not the most effective.
2.6.1 Source Follower Buffer
As mentioned above, the source follower presents a high input impedance and a low out-
put impedance over a fairly wide frequency range. However, the source follower is highly
nonlinear, resulting in unacceptably large THD. We can estimate VGS of a NMOS source
follower to first order using Equation 2.5:
1 ,W 2
ID K= (VGS-VT) (1 +VDS) (2.5)
where X models the effect of channel length modulation, VT is the threshold voltage of the
NMOS device, and ic'=RlnCox. Solving for VGS:
VGS = VT + D (2.6)
'C-E(1 + XVDS)
Thus, from Equation 1.2, VGS varies nonlinearly with VBS. The square root function is
not linear, so VGS varies nonlinearly with VDS.
When the small-signal model is analyzed, more sources of nonlinearity are apparent.
A NMOS source follower with an ideal current source and a capacitor as the load is pic-
tured in Figure 2.3, along with the small signal model of an NMOS transistor.
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Figure 2.3: NMOS source follower and small-signal model.
Every parasitic capacitor and the load capacitor source or sink currents which are fre-
quency dependent. For example, if the input signal is Asincot, then the current required to
charge the load capacitor is ACLocosot. For different input frequencies, each capacitor
draws varying current from the drain current. This is another source of nonlinearity, since
with ID varying, VGS is nonlinear as a function of frequency. In addition to this, as can be
seen from Equation 2.2, CDB and CSB vary nonlinearly with VDB and VSB. The nonlinear
current which they draw alters the drain current and consequently, VGS is nonlinear.
2.6.1.1 Techniques for Improving Distortion in the Source Follower Buffer
As is the case with the switch, to eliminate the variation due to the back gate effect, a
PMOS device is used. The well can then be connected to the same potential as the source.
This has the effect of keeping VT and CSB constant for varying inputs as can be seen in
Equations 1.2 and 2.2. However, Cwell-substrate draws nonlinear current from the source, so
a buffer can be used to drive the well to track the source. In this way, the current will no
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longer be drawn from the source, but instead will be supplied by the buffer. Improving the
modulation due to the drain to source variation is more difficult.
If the solution were as simple as creating a voltage drop between the gate and the drain
nodes, forcing current through a diode connected transistor or poly resistor would suffice.
However, if either of these methods are used, this configuration no longer functions as a
voltage buffer. The disturbances on the source caused by the switch charge injection will
cause a variation in the drain current of the source follower. This current will be supplied
by the input signal, through the constant voltage source, to compensate for the variation on
the source. Since disturbances on the output would be directly reflected in the input sig-
nal, the input is no longer buffered from the switch.
2.6.1.2 Gate to Drain Buffering
One option for reducing VDS modulation is to directly buffer the drain from the gate of the
source follower. However, this requires a linear buffer which is capable of driving CDB
and withstanding the glitches due to the switch charge injection.
The source follower buffer actively opposes disturbances at its output. In the section
on charge injection, it was determined that switch transitions cause glitches at the input
and output of the switch. If a source follower is driving the switch, some of the glitches
are counteracted. For example, a glitch in the positive direction pulls the source of the
source follower upwards. Thus, the transistor turns on more (VGS becomes larger),
increasing the drain current of the follower. This current is drawn from the capacitors and
the switch, pulling the source potential back down. Similarly, a glitch in the negative
direction pulls the source of the follower down, decreasing the drain current. The current
source can supply more current to the switch and capacitors, increasing the potential of the
source. Thus, the large glitch on the input of the switch calculated in Section 2.4 is
reduced by the buffer.
In addition to this reduction factor, the source follower has another attribute which
facilitates designing a buffer to drive the drain to track the gate. A disturbance which
appears on the source is rejected by the drain. Consider the small signal model of a PMOS
source follower shown in Figure 2.4. Since the back gate is driven by a buffer from the
source, the gmbs current source is zero. For small signal disturbances on the source of the
follower, the gate appears to be an AC ground with respect to the source (this is assuming
the source follower behaves linearly and the source voltage ideally tracks the gate volt-
age). Thus, vsg becomes vs, and the current due to the gm transconductance is simply
gmvs-
vd = [(vs - vd)gds + grvs]Rout (2.7)
Rout is the output impedance of bufl in Figure 2.4. Rearranging the terms to solve for the
ratio of vd to vs yields:
Vd gm + g9d g
vs + gdsJ + ds)(ý-out ) (Z
(2.8)
If bufl has a low output impedance, 1/Rout >> gds, so the far right term becomes gmRout.
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Figure 2.4: Buffered source follower.
Since the disturbances on the drain side are reduced by a factor of gmRout, the buffer
driving the drain does not have to recover from the same magnitude glitches present at the
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source of Ml, as long as Rout is less than 1/gm of Ml. However, since the glitches are
occurring very quickly (<Ins), the drain buffer does have to possess a high slew rate and
large bandwidth.
Another benefit making the requirements on the drain buffer less strict is the attenua-
tion of a signal from the drain to the source of a source follower. Again referring to Figure
2.4, if the drain tracks the gate (assuming the buffer driving the drain is accurate) and the
source tracks the gate to first order, the gate can be considered to be an AC ground with
respect to the drain and the source.
vs = [g.(-Vs) + gds(Vd s)]Rcur (2.9)
Rearranging and solving for the ratio of vs to vd yields:
s ds ds = 1 (2.10)
Vd c+ gds + gm gm r
Since the disturbance on the drain of M1 is reduced by a factor of the gain of MI, the
linearity requirement of the drain buffer is less stringent than that of the source follower
itself.
With these benefits in mind, a logical solution is a NMOS source follower buffering
the drain of Mi from the gate. The some of the nonlinearity of an NMOS source follower
is correctable. Using an operational amplifier buffer to drive the drain of the source fol-
lower to track the source is discussed later in this chapter. Although the nonlinearity due
to VDS variation can be reduced, the nonlinearity due to VBS variation cannot be cor-
rected. The inaccuracy of the NMOS source follower is discussed in the next section, and
this would also affect the linearity of Ml. Therefore, an NMOS source follower is not lin-
ear enough to drive the drain of Ml to the accuracy level required by this switched capaci-
tor circuit. A more linear option is a PMOS source follower.
A second PMOS source follower directly from the gate of Ml to the drain is an option
(Figure 2.5), even though it could provide a positive level shift which would cause M1 to
go into triode region if VSG of M2 is too large. This can be avoided by increasing the
aspect ratio of M2, thereby decreasing the level shift, but the large parasitics of M2 on the
drain of M1 and the input node may limit the bandwidth and the distortion performance of
the circuit.
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Figure 2.5: Cascoded source follower.
For a 1V peak to peak 9.375MHz input, centered around 1.5V common mode (the fac-
tors determining this common mode level will be examined later), M1 should be in the
range of 600/0.6 to 800/0.6 with approximately 4mA of drain current. This range is opti-
mal for simulations with a 600/0.6 to 800/0.6 PMOS switch and a 4pF load capacitor (CN
in Figure 1.1). The switch gate and back gate are ideally buffered from the input of the
switch (the gate drive is set by an ideal 2V constant voltage). The ideal switch range has
the appropriate balance between the switch resistance (the larger the aspect ratio, the
smaller Ron becomes) and the size of parasitics CDB and Cwell-substrate (the smaller the
ratio, the smaller the parasitics). Given these general values, VSG of Ml is approximately
1.3-1.5V. To ensure operation in the saturation region, VDS should be at least 0.5V. Thus,
the VSG of M2 must be less than 0.8-1V. With 4mA of drain current, a device on the order
of 10000/0.6 is necessary to ensure both devices operate in the saturation region. The
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THD of the output of Ml increases from -93dB (for M1 = 800/0.6 with ideal buffers from
the gate to the drain and the source to the back gate) to -80.4dB (for M1 = 800/0.6 and M2
= 10000/0.6 with the back gates ideally buffered and the drain of M4 connected to AVSS).
The large size of M2 is limiting the performance, so using a level shifted version of the
input to drive the gate of M2 would allow equal size aspect ratios for Ml and M2 without
forcing M1 into triode region. As with the switch, there are a number of solutions for
accomplishing the level shift.
A capacitor can be charged to a constant voltage (1V for instance) during one phase of
a clock. During the second phase, the top and bottom plates of the capacitor can be
switched to the gates of Ml and M2, creating a 1V drop between the two gates. However,
this switched capacitor circuit may not be a valid option, since the parasitic capacitance of
the switches and the glitches from charge injection cause problems at the input of the
buffer. Another solution forces current through a poly resistor or a diode connected tran-
sistor as shown in Figure 2.6a. The limit to this constant voltage's distortion performance
is the linearity of the current sources. The current sources have nonlinear capacitors asso-
ciated with them, and these capacitors interact with the source impedance to limit the
THD performance at node IN. In addition, if a diode connected device is used, the para-
sitic capacitors associated with the diode, in conjunction with the lK9Q input resistor also
degrade the THD performance. The merits of various constant voltage schemes are dis-
cussed in more detail in Section 3.1.
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Figure 2.6: Cascoded source follower with level shift.
If M2 worked as a perfect source follower, the drain voltage of M1 would be a con-
stant voltage minus VSG2 below the gate of Ml. So VSD1 could be set at a constant volt-
age slightly larger than the VDSAT of M1, ensuring that Ml always remained in saturation
and maintained a constant VDS. This would eliminate the modulation of VGS due to the
nonlinear dependence on VDS as seen in Equation 2.6.
However, M2 does not act ideally since VSG2 is also distorted due to the modulation of
VDS2. To rectify this problem, a buffer could be used to drive the drain of M2 from node
IN (bufl in Figure 2.6b). In this way, the gate and drain of M2 would track the input.
Hence, VSG2 would be more linear, and the source voltage of M2 (which is the drain volt-
age of M 1) would track the input. Thus, VDS variation would not occur for the Mi source
follower. If the back gates of Ml and M2 were driven by buffers from their respective
sources, the nonlinear effect of the CDB, CBS, and Cwell-substrate parasitic capacitors would
AVDD
I ý
be virtually eliminated. Of course, the linearity of the buffers and constant voltage deter-
mine the extent to which the nonlinear capacitors and transconductances affect the THD.
Buffering the drain of M2 requires more circuitry to realize the extra source follower
and constant voltage, so what advantage does this have over a direct buffer on the drain of
Ml? The answer is shown by Equation 2.10. If M2 is the same size as Ml, the rejection
factor for a disturbance on the drain of M2 appearing on the source of M1 is (gmro)- 2. In
other words, the buffer driving the drain of M2 (bufl in Figure 2.6b) can be less linear than
the source of M1 by a factor of the square of the gain of M1. Thus, the benefit of using
M2 is relaxed drain buffer requirements.
Note that if the area (WL) of M2 is made larger than that of Ml, gm2ro2 > gmlrol -
gmro = 2 Lefs d.J' L = 1W (2.11)
The drain current of the source follower is constant, so (VGs-Vt)2 must decrease if the
aspect ratio is increased (Equation 2.5). Thus, IVGs-Vtl is inversely proportional to the
square root of the aspect ratio. The remainder of the second term in Equation 2.11 is pro-
portional to the length of the device. The gain of a source follower (gmro) is proportional
to the square root of the device area. If the area of M2 is greater than that of M1, bufl can
be less linear than if M1 equals M2. However, the area of M2 can not be increased indefi-
nitely. The parasitic capacitors of M2 become larger, decreasing the bandwidth of the
buffer.
How well does the drain buffer recover from glitches appearing on the source of MI?
In Figure 2.4, glitches at the source of M1 appear on the drain, multiplied by gmRD1. RD1,
the impedance at the drain of M1, is approximately equal to Rout using the assumptions of
Equations 2.7 and 2.8. Rout is the output impedance of bufl in Figure 2.4. Adding M2
equal to M1 (Figure 2.6b) changes the multiplication factor from the source of M1 to the
drain of M1 (source of M2) to gmlRDlnew. RDlnew is the parallel combination of the out-
put impedance of M1 (infinite with the ideal current source I) and the impedance into the
source of M2 (1/gm2). RDlnew reduces to 1/gm2, so the multiplication factor (gml/gm2) is
approximately one. The multiplication factor from the source of M2 to the drain of M2 is
gm2Rout (from Equation 2.8). Thus, the total factor from the source of M1 to the drain of
M2 is gmlRout, which is unchanged from the simplified term of Equation 2.8.
Vd2l = dld2 = (gm-RDnew)(gm2Rout) = -g-I ( gm 2R out) = gmIRoul (2.12)
vs1 vs1 vs2  Z2
In contrast, when the drain of M2 is connected to AVSS (Figure 2.6a), a disturbance on
the source of M1 appears directly on the source of M2. As mentioned in the previous
paragraph, if Ml equals M2, the multiplication factor from the source of Ml to the drain
of M1 (gml/gm2) is unity. This disturbance affects the linearity of M2, since VGS2 is non-
linearly dependent on VDS2. The multiplication factor can be decreased by increasing the
aspect ratio of M2, which increases gm2. However, the parasitic capacitance at the source
of M2 also increases, decreasing the bandwidth of the buffer.
2.6.1.3 Source to Drain Buffer
A buffer from the source of Ml to the drain appears to be the most direct and accurate
method of maintaining a constant VDS. A voltage drop from the source to the drain is
needed to keep M1 in saturation. An NMOS source follower buffer from the source to the
drain can provide this voltage drop. As mentioned in the previous section, an NMOS
source follower limits the THD performance at the drain of M1. The NMOS source fol-
lower is a poor choice because it is nonlinear and inaccurate. Referring to Figure 2.3 for
small signal inputs,
vS = ) (2.13)
gmbs + gds
vs = gm (2.14)
Vg gm + gmbs + gds
The signal at the source of the NMOS (the drain of MI) is an attenuated version of the
M1 source voltage. For example, if gmbs = 0.2gm >> gds, then vs = 0.83vg. If vs, = vg =
10mVsinet, Vdl = vs = 8.3mVsinot, so IVdsll = 1.7mVsinot. Since VGSI varies nonlin-
early with VDS1, the attenuation of the NMOS source follower causes nonlinearity in M1.
A PMOS source follower can buffer the drain of Ml from the source. A constant voltage
equal to VSGPMOS + VDSAT1 is needed between the source of the second PMOS follower
and the drain of M1 to keep M1 in saturation. The constant voltage source and PMOS
buffer loop is too slow to respond to fast input signal variations and charge kickback from
the switch. The loop attempts to drive the drain of M1 to keep VDS1 constant. However,
the loop input signal is delayed from the Ml input signal, so the drain voltage of Ml
always lags the source voltage. In Figure 2.6b, the constant voltage source and PMOS fol-
lower (M2) loop receives its input the same time Ml does, so the same delay is not
present. The additional parasitic load on the output of Ml degrades the performance of
the input buffer. Finally, the benefits of the Ml source to drain disturbance reduction
(Equations 2.8 and 2.10) are lost when the drain is buffered from the source. A distur-
bance on the source of M1 appears on the drain. Thus, a cascode PMOS source follower
from the gate of M1 to the drain is most effective (Figure 2.6b).
2.6.2 Operational Amplifier Buffers
The source follower is a good choice to buffer the input resistance from the nonlinear
components of the switch, but it requires much peripheral circuitry to linearize the output.
An operational amplifier buffer requires less peripheral circuitry to implement. Three
types of class A amplifiers are considered: a single-stage differential pair with current mir-
ror load, a standard two-stage amplifier, and a folded cascode amplifier. The operational
amplifier buffer must have high input impedance (so current is not drawn from the input
signal), low output impedance (so the resistance reacting with the parasitics of the switch
is not large), high open loop gain at the operating frequency of the switched capacitor cir-
cuit, and linear performance out to the operating frequency. The first criteria prevents cur-
rent drawn from the input signal, and the second prevents large RC products in
conjunction with switch parasitics. The last criteria is partly a function of the others.
The distortion of the input stage of the amplifier of Figure 2.7 is high. Even if PMOS
input devices are used (VBS variation is eliminated), the drain of mpl modulates with the
input signal, while the drain of mpO remains constant. The buffer configuration forces
both inputs to track each other, so equal current flows through both legs of the amplifier.
However, mn3 is diode-connected, while mn4 is not. Thus the drain of mn3 is at a poten-
tial of VGS3 , while the drain of mn4 varies with input. The sources of mpO and mpl are
connected together, and they track the input signal (mpO and mpl are source followers).
The VDS of mpO varies with the input signal, while the VDS of mp 1 varies little compared
to VDSO. From Equation 2.6, VGSO and VGS1 are nonlinear and not equal. Thus, the out-
put voltage is nonlinear with respect to the input signal. The quadratic dependence of the
input pair on the current and VDS makes the distortion high. The output varies, modulat-
ing VGS4 nonlinearly. Since VGS3 equals VGS4, the drain of mpO also modulates nonlin-
early due to the variation of the output. In addition, parasitic capacitors draw nonlinear
current from the current source and the current mirror. This amplifier is a poor choice
because the distortion is high, and the gain-bandwidth (GBW) product is limited. Increas-
ing the size of the input pair increases gm, but CL also increases, so the GBW product is
limited.
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Figure 2.7: Simple single-stage amplifier configured as a buffer.
The two-stage design of Figure 2.8 is more linear than the single-stage amplifier dis-
cussed above. The drains of mn7 and mn8 are constant, since equal constant current flows
through both legs. VGS7 approximately equals VGS8, so the VDS' are approximately
equal and constant. The sources of mp5 and mp6 track the input, so the VDS's of mp5 and
mp6 vary with the input. VGS6 and VGS5 are both nonlinear due to the quadratic charac-
teristic of a source follower. This distortion is similar to that of VGSO of the single-stage
amplifier. However, the difference between VGS6 and VGS5 is small compared to the dif-
ference between VGS1 and VGSO of the single-stage amplifier. The distortion of the output
stage is similar to that of the single-stage amplifier. VDSl0 varies with output, affecting
the drain voltage of mp6 nonlinearly. The GBW of the two-stage can be made greater than
that of the single-stage. Increasing the aspect ratio of the input pair and decreasing Cc
increases the GBW product.
Figure 2.8: Two-stage amplifier configured as a buffer.
The folded cascode of Figure 2.9 also has lower distortion than the buffer of Figure
2.7. Like the two-stage amplifier, the drains of mp 1l and mp12 are held constant,
although in this case the cascode devices mnl7 and mnl8 perform the task. The drain
variation of mpl 1/12 can be made equal to that of mp5/6 by appropriately sizing devices
and currents. Examining Figure 2.8, equal currents flow through both legs of the first
stage. However, the output of the second stage causes modulation on the drain of mp6
which is not seen on the drain of mp5. This modulation is equal to the output signal
divided by the gain of the output stage (-gm10 ro10 ). Similarly, from Figure 2.9, the drain
of mp 12 is modulated differently than mp 11. This modulation is equal to the output signal
divided by the gain of mnl8 (-gm18 rols) (see Equation 2.10). Correctly sizing the device
aspect ratios and drain currents can keep these two modulation factors close in size. How-
ever, other factors such as bandwidth and slew requirements may make it impractical to
size these ratios and currents equally for a two-stage and folded cascode. The small signal
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gain of the folded cascode is the transconductance of the input pair times the output resis-
tance (~gmlllgml8rol8rol2]/gml6rol6rol4]). The GBW is limited by gml2/CL.
Figure 2.9: Folded cascode amplifier configured as a buffer.
The two-stage and folded cascode amplifiers have similar distortion characteristics,
superior to the single-stage amplifier. Higher GBW products also make these buffers
more attractive than the buffer of Figure 2.7. The other amplifiers have better THD perfor-
mance than the single-stage buffer because the distortion of the input pair is matched. The
difference between the VGS's of the input pair is smaller for the two-stage and folded cas-
code, compared to the simple single-stage.
How can these two amplifiers be improved? Increasing the gain of the amplifier at the
operating frequency reduces the effect of the output stage distortion on the input stage; the
GBW product must be increased. Increasing the transconductance of the first stage of the
two-stage amplifier increases the gain and the crossover frequency, while keeping the
same -3dB frequency. Decreasing the size of the compensation capacitor (Cc) increases
the -3dB point and crossover frequency, while keeping the same gain. Either of these
changes increases the GBW of the two-stage amplifier. Increasing the transconductance
of the input pair of the folded cascode has the same effect it had for the two-stage.
Decreasing the output load capacitance has the same effect as decreasing the Cc of the
two-stage. Cc must not be reduced so much that the phase margin drops below an accept-
able level, making the amplifier unstable.
Cascoding the output stage of the two-stage amplifier increases the DC gain, but the
open loop -3dB point moves back proportionately so the GBW product remains the same.
The variation of the drain of mp6 is divided by this larger gain, making the differential
VDS variation from mp5 to mp6 smaller. The cascode device can be made smaller than
mnlO while still increasing the gain of the output stage by gmcasrocas . The smaller device
reduces the total parasitic capacitance at the output stage, extending the position of the
second pole. This extension allows a smaller Cc, improving the GBW product.
Mirroring the current of the input pair allows current amplification. If the mirror ratio
is 1:N, the effective transconductance of the input stage increases N times. A current mir-
ror adds poles and zeros, but small mirror devices extend these poles and zeros beyond the
region of concern. Increasing the effective transconductance of the input pair by N
increases the GBW by a factor of N; the output referred distortion is divided by N.
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Figure 2.10: Linearizing the input pair of an amplifier.
Bootstrapping the drains of the input differential pair to track the sources eliminates
the VDS variation. In Figure 2.10, current is forced through a diode (mp28) to create a
level shift which drives the gates of cascode devices mp26/27. The gates of mp26/27 track
the sources of mp24/25. Cascodes mp26/27 force the drains of mp24/25 to track their own
sources, keeping the VDS's of mp24/25 constant.
The lag between the source and drain voltages of the input pair is problematic. How-
ever, the source followers mp26/27 are sized for fast response times. The drains of the
input pair track a nonlinear version of the source voltage, causing another problem. The
source voltages of mp24/25 are buffered from the drains by nonlinear source followers
(mp26/27). The VDS variation is nonlinear, but the variation is smaller than when the
bootstrap technique is not used. Thus, the benefits of this circuit outweigh the problems.
The response to large glitches from the switch is a concern when using an amplifier
configured as a buffer. Distortion at the output of the buffer appears on the negative input
of the differential pair. This closed loop system has a bandwidth lower than the frequency
of the glitch; the glitch propagates through the signal path of the amplifier before the
buffer can react. The glitch returns to zero quickly, but the buffer recovers from the tran-
sient slowly. A large PMOS source follower with a large current source in the output stage
of the amplifier improves recovery time. A PMOS follower is used to reduce the nonlin-
earity due to VBS variation which cannot be cancelled in an NMOS follower. The source
follower reduces the size of the glitch, but the amplifier must cope with a disturbance on
the input. The input devices are small, with low drain current compared to the large, high
current source follower. Small input devices are necessary to reduce the parasitic capaci-
tance at the input. Consequently, to maintain the gain of the input stage, the current source
supplying the input pair must be reduced. The small input devices have a slower transient
response time than the large source follower. The response time is determined by the gm/
C time constant. The reduced current available to the input devices limits their gm. In
contrast, the PMOS follower has a large drain current source, so its gm is larger in propor-
tion to its parasitic capacitors than the gm/C ratio of the input pair. The output of the
amplifier buffer cannot settle completely from a glitch at the input in the time required
(~-25ns); thus it is not a good option for the input buffer.
2.6.3 Inverting Amplifier Buffer
The common mode variation of the input devices causes a problem for the buffer amplifier
configuration. As the input signal swings 1V peak-to-peak, the common mode level
(CML) of both the positive and the negative inputs varies. The gates and sources of the
input pair vary with input signal. If the bootstrap technique is used on the input devices,
the drains also vary with input. Despite these improvements, some nonlinearity is present.
If the common mode of the input pair is kept constant, distortion due to the quadratic char-
acteristic of the devices is reduced. The distortion of the output stage then becomes domi-
nant. However, the CML of the input pair of the amplifier buffer can not be kept constant.
The input signal appears on the gate of one input device, and the output appears on the
gate of the other device. An alternative is to configure the amplifier as an inverting ampli-
fier buffer. Theoretically the CML of the input devices of Figure 2.11 do not change.
Figure 2.11: Inverting amplifier as a buffer.
The negative input terminal is driven to track the grounded positive input terminal.
Even when node IN varies, the two terminals of the amplifier remain constant, improving
the differential input stage distortion. In addition, the output stage distortion is reduced by
the open loop gain of the amplifier at the operating frequency. Reducing the distortion via
feedback has been used before in amplifier designs [7].
The reduction of the distortion in the output stage of the buffer is shown by modeling
the amplifier as a feedback system. Assume the amplifier has been compensated to behave
like a single pole system. The DC gain is high, the crossover frequency is at least a decade
beyond the operating frequency, and the second pole occurs well beyond crossover. The
amplifier can be modeled as shown in Figure 2.12. This is a simple model of the amplifier
and its distortion components. Distortion does not only occur in the input and output
stages of the amplifier, but rather in each transistor. However, to illustrate buffer distor-
tion, this model suffices.
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Figure 2.12: Buffer amplifier feedback system.
The input of the buffer is X, the output is Y, D is the nonlinear output stage distur-
bance, A is the open loop DC gain of the amplifier, and 1/t is the location of the -3dB
point.
Y = D + (X- Y) (2.15)
's + 1
Solving for Y:
ts+1+A s++A
- 'Cs+1 ( A(2.16)
The amplifier is designed with crossover at least a decade beyond the operating frequency,
so A/(,ts+1) > 10. Thus, ts + 1 + A reduces to approximately A.
Y = (.sl+ + x (2.17)
The distortion of the output stage of the buffer is divided by the open loop gain of the
amplifier at the operating frequency. An amplifier with high gain at the operating fre-
quency is desired.
Although the output is not connected directly to the negative input, glitches from the
switch propagate through the feedback network quickly. These glitches appear on the
negative input and node IN. The closed loop inverter must respond to a fast transient, but
the settling time of the amplifier is too slow to make the inverter a good choice for the
input buffer. Therefore, the cascode PMOS source follower of Section 2.6.1.2 is the best
choice for the input buffer. Driving the drain of the cascode device with a buffer improves
the linearity of the source follower (Figure 2.6b).
Chapter 3
Limitations and Implementation Issues
3.1 Bootstrap Circuit Limitations
Practical limits to the effectiveness of the bootstrap technique are the size, impedance, and
linearity of the abstracted circuit used. The magnitude and linearity of Ron (the resistance
of a pass transistor in the conducting mode) are directly related to the size and linearity of
the mechanism bootstrapping the gate of the switch (see Equation 1.1).
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Figure 3.1: Circuits for bootstrapping the gate of a switch to the source.
A fixed drain current source follower can be used as a constant voltage source (Figure
3.1 a). Setting the aspect ratio and drain current determines the value of VGS. However,
since the drain and well are fixed and the source varies with the input, VDS and VBS
change with the input. These variations modulate VGS nonlinearly. A PMOS source fol-
lower reduces the nonlinearity associated with the back gate effect. For conduction, the
gate voltage of the PMOS switch must be below the source voltage. The positive level
-d
shift of a PMOS source follower does not let the PMOS switch conduct. An NMOS
source follower is too nonlinear, so this constant voltage source is not used.
In theory, the constant voltage can be made larger and larger, reducing Ron until the
dynamic range of the input signal is compromised. In practice, the supplies are one of the
limits of the size of the constant voltage.
The constant voltage source can be implemented with a resistor and two current
sources (Figure 3.1b). These current sources require headroom below the positive and
above the negative supplies to operate. The smallest voltage available to drive the gate of
the PMOS switch (node B) is AVSS + AVN, and the input (node A) cannot swing above
AVDD-AVp AVN and AVp are the minimum VDS required to keep an NMOS and a
PMOS device in saturation, respectively. The large external capacitor (Cext) provides a
low impedance path for high frequency AC signals. The linearity of the constant voltage
is determined by the linearity of the current sources and the interaction of the parasitics of
In and Ip with the resistor and other elements connected to nodes A and B.
The current and resistor constant voltage source has several problems. For example,
the constant voltage source is sensitive to charge kickbacks from the switch (see Section
2.4). If Cext is large compared to the parasitics of the current source In (Cp), the glitch will
cause an acceptably small change in VAB. Increasing Cext with respect to Cp increases the
ratio Cext/(Cext+Cp). This ratio describes the size of the glitch appearing on node B. If
Cext >> Cp, the same size glitch appears on nodes A and B, making the high frequency
component of VAB small. This ensures that VGS of the PMOS switch remains linear, even
for large glitches. Creating linear curreht sources is another difficulty of implementing the
constant voltage source. Since the voltages at nodes A and B vary with input signal, the
VDS of the current sources also varies, modulating the drain current of these sources. This
error can be improved by cascoding the current sources and by using impedance boosting
techniques. Placing an amplifier in feedback around the cascode device boosts the imped-
ance of the current source by the gain of the amplifier. This technique is discussed in
upcoming Section 3.3. The final problem involves the parasitic capacitors of In and Ip.
These capacitors cause distortion by drawing nonlinear current from the constant voltage
source and the switch. The cascode devices of In and Ip are as small as headroom con-
straints allow, to reduce the effects of these parasitic capacitors.
The gate of an NMOS switch can be bootstrapped or boosted above the positive supply
by a switched capacitor circuit (Figure 3.1c). In one method, AVDD-AVSS is held on the
storage capacitor during phase two. In phase one, this voltage is added to the input signal
by switching the bottom plate of the storage capacitor onto the source of the PMOS switch
and the top plate onto the gate. Another method charges the capacitor during phase two,
then switches the capacitor onto a clock pulse node and the gate of the PMOS switch dur-
ing phase one, creating a gate drive of AVDD-AVSS+Vclk.
AVDD
AVS
1 AVDD
T
Figure 3.2: Switched capacitor bootstrap circuit.
The gate of a PMOS switch cannot be easily bootstrapped below ground by a switched
capacitor constant voltage source. The difficulty is with switches S5 and S3 in the figure
above. The input signal to the switch (INSW) varies between +3.5V and +2.5V, and
j I
CHOLD is switched between AVDD (+5V) and ground. The back gate buffer drives the
Cwell-substrate capacitor of MP1 as described in Section 2.2. The gate drive can vary
between -1.5V and -2.5V if the switches are ideal. However, if S5 is implemented with an
NMOS device, the BS diode of S5 becomes forward biased when the source falls below
AVSS. Charge is bled from CHOLD, and the gate of MP1 is fixed at a diode threshold
below ground. The NMOS device is replaced by a PMOS switch with the well connected
to AVDD to prevent the DB diode from becoming forward biased. This requires the
source of S5 to be changed from AVSS to IVTpi, so S5 can conduct (if the source of S5
remains at AVSS, the PMOS switch requires a gate voltage of AVSS-IVTpI to conduct). If
S3 is an NMOS switch, when the bottom plate of CHOLD falls below AVSS, the DB and
BS diodes of S3 are forward biased. If the switch is a PMOS device, the well can be con-
nected to +5V to prevent the diodes from becoming forward biased. However, the switch
cannot conduct a voltage less than AVSS + IVTpI, unless a gate drive below ground is gen-
erated. To generate this negative voltage requires another bootstrap circuit similar to the
one above. Neither S3 nor S5 of the additional gate boosting circuit can conduct, since
both have negative voltages on their sources, requiring even more negative gate drives.
This endless circle requires more and more negative gate voltages. Thus, a bootstrap volt-
age must not drive the gate below AVSS to avoid this problem.
The top plate of CHOLD is charged to AVDD, and the bottom plate is charged to 2.5V
during phase one. The capacitor holds 2.5V during phase two. Thus, the gate of MP1 can
be driven between 1V and ground (INSW-2.5V) if S3 and S5 are NMOS switches. This
corresponds to a bootstrap voltage of 2.5V when MP1 is conducting. VGS of MP1 is kept
constant, improving the linearity of Ron, as discussed in Section 2.2. Switch S7 must be
small so the nonlinear parasitic capacitors do not load MP1 adversely, drawing nonlinear
current from node INSW. This switched capacitor constant voltage source dissipates less
power than the current and resistor constant voltage source of Figure 3. lb, since the two
impedance boosted current sources are not needed in the implementation of the former.
3.2 Switch Buffer Limitations
The need for a buffer from the source of the switch to the back gate is discussed in Section
2.2. The buffer reduces nonlinearity of Ron due to VBS modulation, maintains the linearity
of CBS, and drives Cwell-substrate.
The buffer driving the back gate of the switch must have a high input impedance so
that it does not draw current from the input of the switch. In addition, the buffer must have
low output impedance so the filter formed by the buffer impedance and Cwell-substrate does
not attenuate high bandwidth inputs. The buffer must have a GBW product a factor of ten
greater than the frequency of the input signal of the switch, while introducing little distor-
tion in the signal path. The back gate buffer must have a high slew rate to drive the para-
sitic capacitors of the switch quickly as the input slews 1V/25ns. In this instance, a simple
single-stage differential pair with a current mirror load is a sufficient buffer.
The current drawn from the buffer is significant. The voltage of the back gate in hold
mode (02 low) is 5V (see Figure 2.1). When the clocks transition, bringing MP1 into
track mode, the back gate is driven to a buffered version of the switch input. If the input is
2.5V, the buffer slews -2.5V (from 5V to 2.5V). The current to charge and discharge CBS
and Cwell-substrate is supplied by the buffer. If the clock transitions in less than a nanosec-
ond and CBS and Cwell-substrate are 0.75pF each, the buffer must supply -3.75mA:
bu (-2.5V)(0.75pF + 0.75pF) = -3.75mA (3.1)
ibuffer = ns
3.3 Impedance Enhanced Current Source
The current source supplying the source follower input buffer must be linear and must
possess a high output impedance. High Rout is necessary because the drain of the current
source varies with the input signal. A simple current source is shown in Figure 3.3. The
source is connected to AVSS and the gate is driven by a DC bias source. If the voltage of
the drain varies, the drain current will vary by vds times gds. If the current source is cas-
coded with M7 (Figure 3.4), the drain current will vary by Vds divided by gm7(ro6)(ro7).
For a drain variation of 1V peak-to-peak, a gain of ten for M7, and an ro6 of 1K~ the
drain current varies by 100gA. This error could be as large as the desired drain current. A
drain current variation this large causes changes in VGS of the source follower and results
in poor THD performance.
1Vp-p
VBIAS M6 ID
Figure 3.3: Simple NMOS current source.
Enhancing the output resistance of the transistor minimizes the effect of the drain vari-
ation. If the open-loop gain of the operational amplifier in Figure 3.4 is Av(s), the drain
current variation is now vds divided by gm7ro 6ro7Av(s). Thus, for an Av(s) of one thou-
sand, the IVp-p variation causes a 0. l.A drain current variation.
IV p-p
VBIAS
Figure 3.4: Impedance enhanced NMOS current source.
3.4 ESD Protection Circuitry and Pad Model
The user supplies an external signal to the A/D chip, so a pad model is included in the cir-
cuit simulations. ESD protection circuitry is also added to this model. The result is seen
in Figure 3.5:
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Figure 3.5: Pad model and ESD protection circuit.
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The parasitic capacitors of the ESD circuit interact with the 1 K source impedance to
cause poor THD performance. Specifically, the nonlinear capacitance of the N+ diode and
C. of the pnp transistor are problematic. Connecting the ESD circuit, the pad model, and
the series resistance to an ideal source (perfectly linear input signal), an ADICE5 (Analog
Devices' version of SPICE) simulation yields a THD of -63.33dB with respect to the fun-
damental level. The input of the simulation is a 1V peak-to-peak 9.375MHz sine wave
with a 1.5V CML, run at 125 degrees C with slow models. The performance goal of -
72dB THD for a 20MHz input is unattainable before the buffer and switch have been con-
sidered. Eliminating the ESD circuitry improves the THD performance. However, ESD
protection is critical, so this circuit remains on the chip. Another option utilizes capacitor
compensation to linearize the ESD capacitance.
3.5 Capacitor Compensation Technique
A plot of CDB for NMOS transistors of various sizes is shown in Figure 3.6 (the gate and
source are grounded). The value of CDB for PMOS devices of various sizes for the same
drain sweep is shown in Figure 3.7 (the gate, well, and source are connected to AVDD).
Both figures show the nonlinear characteristic of the parasitic capacitors. These nonlinear
capacitors, in conjunction with the series resistor, limit the THD performance of the cir-
cuit. The capacitor characteristic can be made more linear by adding another capacitor in
parallel with the first [8]. The second capacitor has a nonlinear characteristic opposite that
of the first. In Figure 3.7, the first derivatives of the PMOS CDB curves are positive. To
compensate, a capacitor with a negative first derivative is attached to the drain node of the
PMOS device. The curves in Figure 3.6 have positive derivatives, so an NMOS is used to
compensate the nonlinearity of the PMOS parasitic capacitor (Figure 3.8a). Attaching an
NMOS device to the drain of the PMOS device achieves the desired effect. The gate of
the NMOS is connected to the source and AVSS.
The cancellation of part of the nonlinear characteristic of the PMOS CBD capacitor is
seen in Figure 3.9. The curves of Figure 3.6 do not precisely match corresponding curves
in Figure 3.7, so the nonlinearity is not completely cancelled. However, a more linear
capacitance over the region of operation is achieved through this compensation technique.
Only CBD is considered, since the capacitors due to gate overlap are more linear compared
to CBD. Also, CBS and Cwell-substrate do not affect the circuit since the back gate and the
source of the PMOS device are connected to AVDD, and the back gate and the source of
the NMOS device are connected to AVSS.
An NMOS device is compensated with a PMOS device (Figure 3.8b). The back gate
of the PMOS is connected to the gate and AVDD, and the drain of the PMOS is connected
to the source and node A. Again, the notable NMOS parasitic is CBD, since the back gate
and source are connected to AVSS. However, the compensation PMOS device is not con-
nected as it is in Figure 3.8a. The nonlinear CBD and the nonlinear CBS act in parallel as
the compensating capacitor.
The dominant parasitic of the ESD protection circuit is CRt of the pnp device. Com-
pensating with another pnp transistor, the THD of the circuit simulated in Section 3.4 is -
79.6dB. The base of the compensation pnp is connected to INCIRCUIT (Figure 3.5), and
the collector and emitter are connected to AVSS. The MOS compensation techniques
described above are used on the parasitic capacitors of the impedance enhanced current
sources. This compensation scheme increases the total capacitance of node A, which is
detrimental to some circuits in terms of lowered bandwidth or added instability.
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Figure 3.6: CDB for various size NMOS.
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Figure 3.8: Methods of compensating nonlinear capacitors.
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Chapter 4
Implementation
4.1 Constant Voltage Source for the Switch
A switched capacitor constant voltage source provides a 2.5V bootstrap voltage (see Fig-
ure 3.2). The top plate of the 10pF CHOLD is charged to 5V and the bottom plate is
charged to 2.5V during hold mode. The 2.5V source is generated by a 1KIQO-IK resistor
divider between AVDD and AVSS. The plates are charged through two 50/0.6 PMOS
switches (S5 and S6). The gate of the 800/0.6 MP1 switch is driven to AVDD by a 10/0.6
PMOS device (S4). During the track mode, the bottom plate of CHOLD is connected to the
gate of MP1 through a 30/0.6 NMOS device (S3). Simultaneously, the top plate of CHOLD
is connected to the source of MP1 by a 30/0.6 PMOS device (S7).
4.2 Switch Back Gate Buffer
A differential pair and a current mirror load comprise the back gate buffer (Figure 4.1).
Devices and currents are sized for a GBW product above 200MHz (a decade beyond the
20MHz sampling frequency). The amplifier exhibits a flat open-loop gain of 25dB up to
30MHz.
Switches mp36 and mp61 of Figure 4.1 connect the back gate of MP1 to AVDD and
the back gate buffer output, respectively (modeled by S2 and Si in Figure 3.2). A trade-
off is made between switch resistance (speed) and switch parasitic capacitance (linearity).
The aspect ratio of mp36 is 10/0.6. The aspect ratio of mp61 is 50/0.6, so the back gate of
MP1 can transition from AVDD to the back gate buffer output voltage quickly. This
aspect ratio is determined to be optimum by simulation. If mp61 is smaller, the back gate
of MP 1 settles to the buffer output value too slowly. The settling time of the back gate
affects the size of the charge glitch onto the input node of the switch (see Section 2.4). If
mp61 is larger, the parasitic capacitors cause an unacceptable amount of distortion at the
output of the back gate buffer.
Figure 4.1: Switch back gate buffer.
4.3 Dummy Switch
A dummy switch (MP2) reduces the magnitude of the charge glitch from MP1 (Figure
4.2). Placing a 750/0.6 PMOS device (MP2) in parallel with the parasitics of MP1
improves the THD performance. The back gate, source, and drain of MP2 are connected
to the source of MP1. The gate of MP2 is driven by a signal 180 degrees out of phase with
the gate drive of MP1. The gate of MP2 is driven to AVDD when the gate of MP1 tracks
the input, and vice versa. MP2's gate drive is generated by a switched capacitor circuit
similar to that of Section 4.1, except the clock phases q 1 and q2 are exchanged for q2bar
and qlbar, respectively.
If the back gate of MP1 was permanently connected to AVDD, MP2 would be half the
size of MP1. The charge injection caused by the transition of one side of CGS1 would be
cancelled by CGS2 + CGD2 moving out of phase with MP1 [9]. However, for the circuit of
Figure 4.2, the back gate of MP1 alters between a buffered version of INSW and AVDD.
MP2 is sized such that CGS2 and CGD2 approximately cancel the charge injection due to
CGS 1, CBS 1, and Cwell-substratel.
5L'1
INSW [Til
MP2
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Figure 4.2: Switch, dummy switch, and load.
4.4 Source Follower Buffer
A PMOS source follower (Ml in Figure 4.3) isolates MP1 and MP2 from the input resis-
tance. The source follower is 800/0.6 and has a drain current of 4mA. These values were
determined through simulations. The source follower has a large aspect ratio and small
length for maximum g, and minimum parasitic capacitance.
4.4.1 Source Follower Back Gate Buffer
The back gate buffer for the source follower input buffer (Section 2.6.1.1) is another
PMOS source follower (M3 in Figure 4.3). The drain of this follower is connected to
AVSS. The PMOS follower is 200/0.6 and has 2.55mA of drain current. This buffer pro-
vides a positive level shift from the input, so the back gate of the main source follower
buffer is shifted higher than the source. This is advantageous because CBS is more linear
reverse biased than forward biased.
4.4.2 Source Follower Drain Buffer
Two similar methods of buffering the drain are presented. The first employs a cascoded
PMOS source follower (M2) to drive the drain of M1 (Figure 4.3). M2 is 800/0.6 and its
drain is connected to AVSS. The drain of M2 is not buffered because the THD improves a
few dB in exchange for the increased area and power demands of an additional buffer.
The gate voltage of M2 is generated by a current/resistor constant voltage source con-
_°
nected between the gates of Ml and M2. The impedance enhanced current sources of the
constant voltage source force 200giA through a 2.5K~ poly resistor.
2.55mA
M3
Figure 4.3: Cascoded source follower drain buffer for input buffer.
The second drain buffer is best implemented by a two-stage amplifier (Figures 4.5),
but a folded cascode drain buffer is also simulated (Figure 4.4). The amplifier buffer
must be at least -60dB linear, with a large GBW product. More importantly, it must
respond quickly to the glitches appearing on the drain of Ml. For inputs less than 20MHz,
the folded cascode buffer performs better than the two-stage buffer. The performance of
the two-stage should be superior, since the two-stage amplifier has a higher GBW product
and is more linear than the folded cascode. The folded cascode's exceptional perfor-
mance is due to a cancellation of nonlinearities which is not guaranteed under all condi-
tions. Although the cancellation holds under process, temperature, and frequency
variations in ADICE5, it will likely not hold true under 'real world' conditions. A combi-
nation of the nonlinearities of the back gate buffer, the impedance enhanced current source
of Ml, and the folded cascode attain better performance than should theoretically be pos-
sible. The Rout of the folded cascode is l/Gmi. The transconductance of the input pair of
the folded cascode buffer (Gml) is one-fourth the size of the transconductance of Ml
(gml). Thus, a glitch on the source of M1 is amplified by four (gml/Gml) and appears on
the drain. The Rout of the two-stage buffer is 1/(GmlR1Gm2). Gml and Gm2 are the
transconductances of the first and second stages, and R1 is the output resistance of the first
stage. GmlR1Gm2 is greater than gml, so a glitch on the source of M1 appears attenuated
on the drain. The two-stage buffer should have better THD performance than the folded
cascode. The drain of M1 should be more linear for the two-stage buffer, so the nonlinear
VGS variation of M1 should be smaller than when the folded cascode buffer is used. Addi-
tionally, the output stage of the two-stage buffer has higher gm and more current than the
output leg of the folded cascode. This should be an advantage for the two-stage buffer.
4mA IN SW 2.55mA (
| M3
2 ..
Figure 4.4: Folded cascode drain buffer.
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Figure 4.5: Two-stage drain buffer.
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4.5 Impedance Enhanced Current Source Amplifiers
Two-stage operational amplifiers boost the impedance of the NMOS and PMOS current
sources (Section 3.3). A trade-off is made in these amplifiers between settling time and
open-loop gain at 20MHz. The parasitic capacitors of the differential pair of the amplifier,
M6, and M7 (of Figure 3.4) limit the performance attainable. If the GBW product of the
amplifier is increased, the crossover frequency approaches the second pole. This
encroachment reduces the phase margin and settling time in response to transients.
Attempting to increase the phase margin reduces the crossover frequency, and the gain of
the amplifier at 20MHz is decreased. To respond favorably to the charge injection from
the switch, fast settling time is crucial. The gain of the amplifier at 20MHz determines the
linearity of the current source. Higher gain yields higher effective impedance, so the cur-
rent varies less with drain voltage variation. The optimal trade-off is a gain of 30dB at
10MHz and a phase margin slightly less than 45 degrees at crossover. This phase margin
could be unsafe, but the simulated amplifier did not oscillate.
,M 4rA
Figure 4.6: Impedance enhancement amplifier for PMOS current sources.
Figure 4.7: Impedance enhancement amplifier for NMOS current sources.

Chapter 5
Results
5.1 Simulations
The schematic capture tool used is Cadence. The simulator tool is ADICE5, an Analog
Devices' version of SPICE. Three combinations of temperature and models are used
in simulations: 125 degrees C and slow devices (low f,), 25 degrees C and nominal
models, and -45 degrees C and fast devices (high f,). The simulations are referred to
as hot/slow (A), nominal (B), and cold/fast (C). The THD performance of the cold/fast
simulations are routinely as good as or several dB better than the nominal and hot/slow
simulations. The chip will usually operate between 25 degrees C and 125 degrees C
because of the heat dissipated by the circuit. For these reasons, some simulations do
not include case C.
The common mode level of the simulations is 1.5V. Supplies of ground and +5V
suggest setting the CML at 2.5V for maximum dynamic range. However, the PMOS
source follower has an inherent 1.5V level shift from input to output. If the CML is
set at 2.5V, a 1V peak-to-peak signal reaches 4.5V at the source of the source follower
buffer. The linear 4mA current source must function in the remaining 0.5V of headroom.
Simulations determined that the size of the cascode device required to meet this con-
straint is too large. To operate in the prescribed 0.5V, a VDS of 0.25V is allowed for
the current mirror device and an additional 0.25V is allowed for the cascode device.
For a 4mA current source, the smallest cascode device meeting the requirements is 2240/
0.6. The size of CDB and the size of the voltage variation of the drain of the cascode
limits the linearity of the current source to -60dB. Decreasing the CML to 1.5V indi-
rectly improves the THD of the circuit. The maximum voltage of the source of the
PMOS source follower buffer becomes 3.5V, so 1.5V of headroom remains for the 4mA
current source. Consequently, the cascode device is reduced to 250/0.6. The THD
performance of the current source improves to -74dB for a 9.375MHz input signal.
Simulated waveforms and an FFT plot of the output of the optimized switch are shown
below. The input signal is a 1Vp-p 9.375MHz sine wave. The CML is set to 2.9V, antici-
pating the 1.4V positive shift of the PMOS source follower buffer. The sampling fre-
quency is 20MHz, and the simulations are case A. The THD of the output of this
improved switch is -57dB, since the switch is driven through a 1KQ source impedance.
Reducing the resistance to 100 improves the THD to -74dB. The source follower buffer
presents this low (-~ 100) output impedance to the switch, justifying its use.
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Figure 5.1: Simulated waveforms and an FFT of the improved switch.
Waveforms of the improved buffer block and an FFT of the source voltage of the
source follower buffer (Ml) are shown in Figure 5.2. INAMP, DRAIN, CASB, and
INSW are the gate, drain, back gate, and source of M1, respectively. The drain buffer
is a two-stage amplifier. Figure 5.3 shows the transient response of the input and output
of the buffer in response to a 1V step at the input of the 1KM2 input resistor (IN).
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Figure 5.3: Transient response of the buffer and improved switch.
5.2 Calculation of THD
The THD is calculated by taking an FFT of a simulated waveform. The FFT produces a
plot similar to that of Figure 5.2 (on the right). The fundamental frequency is located at
9.375MHz for this simulation, and the second and third order harmonics occur at
18.75MHz and 28.125MHz. The second and third harmonics are aliased, and they appear
in the FFT plot at 1.25MHz and 8.125MHz, respectively. The sampling frequency is
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20MHz, hence Nyquist is 10MHz. For a 32 point FFT, the number of bins is 16: the DC
component, the fundamental frequency, and the second through fifteenth harmonic fre-
quencies. The magnitude of each harmonic frequency bin is root-sum-squared to yield the
harmonic distortion relative to the fundamental frequency. The fundamental amplitude of
the simulations is -12dB. This number is subtracted from the root-sum-square result (less
than OdB) to yield the THD. The program which performs these calculations is shown in
Appendix B.
5.3 THD Results
The simulated performance of three circuits with IV p-p 9.375MHz sine wave inputs cen-
tered at 1.5V CML is shown in Tables 3-5. Table 6 illustrates THD performance for the
two best circuits in response to a 38.125MHz sine wave input.
Table 5.1: Simulated THD Performance (Nominal)
1.875MHz 6.875MHz 9.375MHz 19.375MHz
folded cascode drain buffer -77.9 -81.8 -80.1 -62.0
two-stage amp drain buffer -88.8 -87.6 -81.7 -64.8
cascoded PMOS followers -76.4 -76.3 -77.1 -71.9
Table 5.2: Simulated THD Performance (125 deg C/ slow models)
1.875MHz 6.875MHz 9.375MHz 19.375MHz
folded cascode drain buffer -78.0 -78.7 -78.2 -52.7
two-stage amp drain buffer -77.2 -73.7 -71.1 -60.1
cascoded PMOS followers -74.9 -70.6 -68.3 -59.3
Table 5.3: Simulated THD Performance (-45 deg C/ fast models)
1.875MHz 6.875MHz 9.375MHz 19.375MHz
folded cascode drain buffer NS NS NS NS
two-stage amp drain buffer -90.1 NS -83.4 -66.7
cascoded PMOS followers -79.7 NS -72.3 -81.2
Table 5.4: Simulated THD Performance @ 38.125MHz
nominal hot/slow cold/fast
two-stage amp drain buffer -58.1 -49.4 -57.4
cascoded PMOS followers -63.2 -51.5 -71.7
NS: Not Simulated (as explained in Section 5.1).

Chapter 6
Conclusion
The folded cascode buffer driving the drain of Ml has better THD performance below
10MHz. However, at higher frequencies the THD of the cascoded PMOS source follower
circuit is higher. The two-stage drain buffer circuit exhibits a blend of the good perfor-
mance of both circuits. For wideband applications below 20MHz, the two-stage circuit or
the cascoded PMOS circuit is recommended. For applications above 20MHz, the cas-
coded PMOS source follower circuit is advised. The GBW product of the cascoded
source follower buffer is higher than that of the folded cascode or two-stage drain buffers.
All three circuits utilize the same improved switch circuit. A top-level diagram of the joint
buffer and improved switch circuit is shown below:
)UTP
IN
Figure 6.1: Top-level input buffer and improved switch.
All of the mechanisms of harmonic distortion are not compensated for in this circuit.
However, this buffer and switch circuit exhibits THD performance which is better than
that of an NMOS switch with constant gate drive. Harmonic distortion in various switch
circuits has been examined and suggestions have been made to reduce the sources of non-
linearity. Following these recommendations, the THD performance goals are achieved.

Appendix A
Explanation of Total Harmonic Distortion
The output of the circuit in Figure 1.1 is related to the input by a power series. The series
consists of a scaled linear function of the input and scaled higher order terms of the input.
By applying a sinusoidal signal to the circuit, the input/output relationship can be deter-
mined as a function of input frequency [10]. For example, the power series can be repre-
sented with the general equation:
Vo = a V s + a2 Vs 2 + a3 Vs 3 +... (A.1)
The scale factors can themselves be functions of frequency. The sinusoid input is:
Vs = 'ssincot (A.2)
Thus, the relationship between the input and output:
Vo = a, Issincot + a2VS(sinot)2 + aV3(SinAt) + ... (A.3)
can be rewritten as:
2 -3
a2 s2 a3 s3Vo = al 'ssinot + 2(1 - cos2ot) + ý (3sinot - sin3ot) + ... (A.4)
The multiples of the fundamental input frequency co are called harmonics. The terms
associated with these harmonic frequencies are distortion terms, since they are not present
in the input signal. The magnitudes of the harmonic terms at a given input frequency 0o
are root-sum-squared. The magnitude of the input signal is then subtracted from this total,
yielding the total harmonic distortion (THD).

Appendix B
Code for Simulation of Total Harmonic Distortion
*THIS PROGRAM COMPUTES THE THD OF THE INPUT VOLTAGE WAVEFORM SPECIFIED
*BY &1 = V(IN) BY SUMMING THE ENERGY IN THE FFT BINS EXCEPT FOR THE BIN
*CORRESPONDING TO THE FUNDAMENTAL FREQUENCY OF THE INPUT SIGNAL, FIN
* FIN = (FS/PTS)*BINS
*WHERE FS IS THE CLOCK SAMPLING FREQ, PTS IS THE NUMBER OF POINTS FOR THE FFT
*(MUST BE A POWER OF 2), AND BINS IS THE NUMBER OF BINS SUMMED
*ADICE5 INPUT LINE MUST BE OF THE FORM: use thd3 v(out),20meg
*WHERE v(out) IS THE INPUT WAVEFORM FOR &1 AND 20meg IS THE SAMPLING
*FREQUENCY (FS) IN &2
*THIS VERSION ACCOUNTS FOR THD CALCULATIONS MADE ON UNDERSAMPLED INPUTS
*(INPUTS GREATER THAN NYQUIST)
*IN THE BELOW NYQUIST CASE, BINS ARE MIRRORED INTO CORRESPONDING BINS ABOVE
*NYQUIST, BUT SHOULD NOT BE COUNTED TWICE.
set sumsqr=-0
set bins=15
set pts=32
if bins>pts then
set osbns=mod(bins,pts)
else
set osbns=bins
endif
set fs=&2
set fny=fs*osbns/pts
set delta=fny-(fs/2)
set fny2=(fs/2)-delta
set binsz=fs/pts
set k=O
set j=O
set x=fftm(&1,pts,572.5n,2172.5n)
if (bins/pts >= 1/2) then
do k=1 to (pts/2)-1 by 1
if (k*binsz != fny2) then
if (k*binsz != fny) then
set sumsqr=sumsqr+ (deval(x,k*binsz))**2
endif
endif
enddo
else
do j= 1 to (pts/2)-1 by 1
if (j*binsz != fny) then
set sumsqr=sumsqr+ (deval(x,j*binsz))**2
endif
enddo
endif
set thd=O
set thd=20*log10(sqrt(sumsqr))
print thd
set fund=deval(x,fny)
set fundb=20*log10(fund)
print fundb-thd
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